Abstract-In this investigation, a system-in-package (SiP) that consists of a very low-cost interposer with through-silicon holes (TSHs) and with chips on its top and bottom sides (a real 3-D IC integration) is studied. Emphasis is placed on the fabrication of a test vehicle to demonstrate the feasibility of this SiP technology. The design, materials, and process of the top chip, bottom chip, TSH interposer, and final assembly will be presented. Shock and thermal cycling tests will be performed to demonstrate the integrity of the SiP structure.
I. INTRODUCTION
O NE of the applications of 3-D IC integration is the passive interposer, also called 2.5-D IC integration [1] - [3] . In general, it consists of a piece of device-less silicon with through-silicon vias (TSVs), redistribution layers (RDLs), and/or integrated passive devices supporting one or more high-performance, high-density, and fine-pitch chips without TSVs [4] - [12] . This is schematically shown in the top drawing of Fig. 1 . It can be observed that the TSV/RDL interposer is supporting Chip-1 and Chip-2 side-by-side on its top surface. Another design is shown in the bottom drawing of Fig. 1 . It can be observed that the interposer is supporting these two chips on its top and bottom sides. In this case, the size of the interposer can be smaller (or more chips can be placed on the same size of interposer), and the electrical performance can be better because the chip-to-chip interconnects are face-to-face instead of side-to-side [13] - [22] . In addition, it is truly a 3-D IC integration with a passive interposer, which will be the focus of this paper.
TSV is the heart and most important key enabling technology of 3-D IC integration. Usually, there are six key steps in making a TSV, namely: 1) via formation by either deep reactive ion etch (DRIE) or laser drilling; 2) dielectric layer by plasma-enhance chemical vapor deposition (PECVD); 3) barrier and seed layers by physical vapor deposition; 4) via Cu-filling by electroplating; 5) chemical-mechanical polishing (CMP) to remove the overburden Cu; and 6) TSV Cu reveal by backgrinding, Si dry-etching, low-temperature passivation, and CMP. Thus, how to make low-cost TSVs is one of the important research topics for 3-D IC integration. In this paper, a class of very low-cost interposer with through-silicon holes (TSHs) 2156-3950 © 2014 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. and with chips on both of its sides (a real 3-D IC integration) is developed. Fig. 2 schematically shows a SiP with a TSH interposer supporting a few chips on its top and bottom sides. The key feature of TSH interposers is there is not metallization in the holes and the dielectric layer, barrier and seed layers, via filling, CMP for removing overburden copper, and Cu revealing are not necessary. Comparing with the TSV interposers, TSH interposers only need to make holes (by either laser or DRIE) on a piece of silicon wafer. Just like the TSV interposers, RDLs are needed by the TSH interposers.
The TSH interposers can be used to support the chips on its top side as well as bottom side. The holes can let the signals of the chips on the bottom-side transmit to the chip on the top side (or vice versa) through the Cu pillars and solders. The chips on the same side can communicate to each other with the RDLs of the TSH interposer. Physically, the top and bottom chips are connected through Cu pillars and microsolder joints. In addition, the peripherals of all the chips are soldered to the TSH interposer for structural integrity to resist shock and thermal conditions. In addition, the peripherals of the bottom side of the TSH interposer have ordinary solder bumps that are attached to a package substrate. It has been shown in [23] that the electrical performance of the TSH interposer is better than that of the TSV interposer.
In this paper, a very simple test vehicle is fabricated to demonstrate the feasibility of this SiP with TSH interposer technology. The design, materials, and process of the top chip with Cu pillars, bottom chip with solder bumps, and TSH interposer will be presented. The final assembly of the SiP test vehicle that consists of the chips, interposer, package substrate, and printed circuit board (PCB) will also be provided. Shock and thermal cycling tests will be performed to demonstrate the integrity of the SiP structure. A simple simulation showing the electrical performance of the TSH interposer is better than that of the TSV interposer will be presented first. Fig. 3 shows the material, geometry, and dimension of the TSV and THS under simulations. It can be observed that 3-D axial-symmetry structure is used, the finite element code is ANSYS-HFSS, and simulation frequency is up to 20 GHz. The thickness of both interposers is the same (100 μm). Two different pitches are considered, one is 100 μm and the other is 200 μm. The size of the TSV is 15 μm and two different SiO 2 thicknesses are considered, 0.2 and 0.5 μm. The size of the TSH is 15 μm and two different sizes of the airhole are considered: 7.5 and 15 μm. The simulation code and procedures have been verified in [24] .
II. SIMULATION AND RESULTS
The simulation results are shown in Figs. 4 and 5 for via pitches equal to, respectively, 100 and 200 μm. It can be observed that: 1) for both pitches, there is very small difference in S21 for the two sizes of airhole considered in TSH; this gives more freedom for mechanical design without affecting the electrical performance and 2) for both pitches, the S21 of the TSH is much better than TSV, which means the TSH has much smaller insertion loss than TSV for high-frequency signal transit. Thus, as expected, the electrical performance of the new design TSH is better that the conventional TSV.
Comparing with TSV, TSH has thicker isolation gap, which results in smaller via parasitic capacitance. Therefore, like parallel transmission lines, increasing the TSH pitch will lead to higher parasitic inductance and result in higher S21.
III. TEST VEHICLE
The test vehicle is shown in Fig. 6 . It can be observed that it consists a TSH interposer, which is supporting a top chip with Cu pillars and a bottom chip with UBM and solder. The interposer module is connected to a package substrate and then attached to a PCB.
The dimensions of the top chip are 5 mm×5 mm×725 μm. The chip has (16 × 16 = 256) Cu pillars at its central portion and two-row (176) of Cu UBM/pads at its peripherals. The diameter of the Cu pillars is 50 μm. They are 100-μm tall and on 200-μm pitch, as shown in Fig. 7 and Table I . The thickness of the peripheral Cu UBM/pads is 9 μm and with electroless (2 μm) Ni and immersion (0.05 μm) Au (ENIG). The dimensions of the organic package substrate are 15 mm × 15 mm ×1.6 mm. There is a cavity (6 mm × 6 mm × 0.5 mm) on the top side of the substrate for the bottom chip. The dimensions of the PCB are 132 mm × 77 mm × 1.6 mm, which is a standard size of the JEDEC (JESD22-B111) specification [25] .
IV. TOP CHIP WITH UBM/PAD AND Cu PILLAR The process flow of fabricating the top chip with Cu pillars is shown in Fig. 9 . Since this is not a device chip but a piece of silicon, the daisy chain (RDL) will be fabricated first. A SiO 2 is deposited on a Si wafer with PECVD provided by Novellus (now Lam Research) at 200°C. Then, 0.1-μm Ti and 0.3-μm Cu are sputtered by the MRC machine. It is followed by spin coating a photoresist and patterning with a mask using a photolithography technique (align and expose). Electroplate the Cu (2 μm) RDL. Then, strip off the photoresist and etch off the TiCu. A SiO 2 (0.5 μm) is deposited on top of the whole wafer with PECVD. Again, photoresist and patterning is performed. Then, dry etch the SiO 2 by reactive ion etch. It is followed by stripping off the photoresist and now it is ready for wafer bumping.
First, sputter the seed layer: (0.1 μm) Ti and (0.3 μm) Cu. Then, photoresist (9.5 μm from JSR) and pattern all 432 pads. It is followed by electroplating the Cu UBM/pad (9 μm). Strip off the photoresist and etch off the TiCu seed layer. Then, a positive type of photoresist (100 μm) provided by HD Microsystems is laminated (hard pressed) on the wafer and it is followed by patterning only the central 256 pads, and Cu plating (90 μm) with Semitool (now Applied Materials) at room temperature. Then, the top surface of the wafer is flattened by DISCO's fly cut. It is followed by stripping off the photoresist and etching off the TiCu. Finally, electroless Ni (2 μm) and immersion Au (0.05 μm). Fig. 10 shows the scanning electron microscopy (SEM) images of the Cu pillars, Cu UBM/pads, and Cu RDLs (daisy chains) on the top chip. The smaller diameter (45 μm) on top of the Cu pillars is because of the smaller opening on top of the dry film photoresist.
V. BOTTOM CHIP WITH UBM/PAD/SOLDER
The process flow in fabricating the bottom chip with UBM/pad and solder is shown in Fig. 11 . It can be observed that the process in making the Cu RDL is the same as those of the top chip. For most of the wafer bumping processes, they are the same except the photoresist thickness and solder. After photoresist (9.5 μm) and patterning all (432) pads, it is followed by electroplating the Cu UBM/pad (4 μm) and electroplating the Sn solder (5 μm). Strip off the photoresist and etch off the TiCu. A photo of the RDL, Cu UBM/pad, and Sn solder cap on the bottom chip is shown in Fig. 11 .
VI. TSH INTERPOSER
The process flow in fabricating the TSH interposer with Cu UBM/pad + Sn solder on its top side and Cu UBM/pad on its bottom side is shown in Fig. 12 . It can be observed that, the RDL and Cu UBM/pad on the bottom side of the interposer will be fabricated first and the processes are basically the same as those for the top chip. Except after the strip off of the photoresist and etch off of the seed layer (TiCu) of the 9-μm-thick UBM/pad, it is followed by ENIG (2-μm Ni-0.05-μm Au). Then, the bottom side of the interposer wafer with UBM/pad is temporary bonded with an adhesive to a 750-μm-thick silicon supporting wafer (carrier). It is followed by thinning the top side of the interposer wafer down to 70 μm. Then, repeat all the process steps in fabricating the UBM/pad + Sn solder of the bottom chip mentioned earlier. Finally, debond the carrier wafer from the interposer wafer at room temperature. At this stage, the interposer wafer with 176 peripheral UBM/pads + Sn solders on its top side and 176 peripheral UBM/pads at its photo images of the 70-μm-thick TSH interposer wafer with RDLs, pads for the package substrate, peripheral pads for the chips, and 100-μm-diameter holes on 200-μm pitch.
VII. FINAL ASSEMBLE
The process flow of the final assembly of the SiP with TSH interposer test vehicle is shown in Fig. 14 . First, the top chip with the 176 peripheral UBM/pads is thermocompression (TC) bonded (with the SuSS FC-150 bonder) to the peripheral UBM/pads + Sn solders on the top side of the TSH interposer. (The Cu pillars passed through the holes of the TSH interposer.) The TC bonding conditions are shown in Fig. 15 . It can be observed that: 1) the maximum bonding force is 1600 g; 2) the maximum temperature of the chuck is 150°C; 3) the maximum temperature of the head is 250°C; and 4) the cycle time is 120 s.
Then, all the 432 UBM/pads + Sn solders on the bottom chip are TC bonded to the tip of the 256 central Cu pillars and 176 peripheral UBM/pads on the bottom side of the TSH interposer. The bonding conditions are basically the same as those of the top chip except the bonding force is reduced to 800 g. It is followed by solder (Sn3wt%Ag0.5wt%Cu) bump (350-μm diameter) mounting on the bottom side of the TSH interposer. Then, a capillary-type underfill with 50% filler contents (average filler size = 0.3 μm and maximum filler size = 1 μm) is dispensed along two adjacent sides of the top chip. After, the underfill: 1) fills the gap between the top chip and the TSH interposer; 2) flows through the holes of the TSH interposer; and 3) fills the gap between the bottom chip and the TSH interposer, then it is cured at 150°C for 30 min.
The whole TSH interposer module is solder reflowed on the package substrate by a standard lead-free temperature profile with a maximum at 240°C. To enhance the solder joint reliability, the underfill is applied between the TSH interposer and the organic package substrate. It is followed by solder (Sn3wt%Ag0.5wt%Cu) ball (450-μm diameter) mounting on the bottom side of the package substrate. Finally, the whole SiP package is solder reflowed on the PCB with the same lead-free reflow temperature profile just mentioned. The final assembled SiP test vehicle is shown in Fig. 16 . It can be observed that the PCB is supporting the package substrate, which is supporting the TSH interposer, which is supporting the top chip. The bottom chip is blocked by the TSH interposer and cannot be seen. Fig. 17 shows the X-ray images of the final assembled SiP. It can be observed that: 1) the Cu pillars are not contacting the side wall of the TSH and 2) the Cu pillars are almost at the center of the TSH. Fig. 18 shows the SEM image of a cross section of the SiP, which includes all the key elements such as the top chip, TSH interposer, bottom chip, package substrate, PCB, microbumps, solder bumps, solder ball, TSH, and Cu pillars. It can be observed through the X-ray and SEM images that the key elements of SiP structure are properly fabricated.
VIII. RELIABILITY ASSESSMENTS
In this paper, the reliability assessments to verify the structural and thermal integrity of the assembled SiPs are drop test and thermal cycling test.
A. Shock (Drop) Test and Result
The drop test board and setup are based on JESD-B111 [25] . The SiPs are facing upward during the test. Four standoffs on the fixture provide the support and the spacing for deflections of the PCB during impacts, as shown in Fig. 19 . The drop height is 460 mm, which leads to the acceleration = 1500 g, as shown in Fig. 20 . After 10 drops, there is not any failure, i.e., no resistance change of the daisy chains. In addition, after careful inspection, there is not any obvious damage, such as crack and delamination.
B. Thermal Cycling Test and Results
The thermal cycling test conditions are −55°C ↔ 125°C, and 1-h cycle (15-min ramp-up and ramp-down and 15 min at dwells). Fig. 21 shows a Weibull plot [2] of the test results and it can be observed that for the median (50%) rank, the Weibull slope is 2.52, and the sample characteristic life (at 63.2% failures) is 1175 cycles. (For the given test conditions, if the characteristic life is larger than 1000 cycles, then it is considered acceptable.) The sample mean life of the daisy chained solder joints is defined [2] as the mean time to failure = 1175 (1 + 1/2.52) = 1036 cycles, where is the Grammar function. This mean life occurs at F(1036) = 1 − exp[−(1036/1175) 2.52 ] = 0.52, that is, 52% failures. Fig. 21 also shows the test results at 90% confidence level, that is, in nine of ten cases, we would like to find out the intervals for the true Weibull slope and the true mean life of the daisy chained solder joints. It can be observed that the true mean life of the solder joints (in 90 of 100 cases, the other 10 cases, no one knows) will be no less than 843 cycles but no larger than 1524 cycles. In addition, the true Weibull slope (β) falls into the intervals 2.16 ≤ β ≤ 2.88.
One of the typical failure modes is shown in Fig. 22 . It can be observed that there is a crack in the solder bump between the TSH interposer and the pad of the organic package substrate. The failure (crack) location is in the solder bump near the interface between the solder and the UBM of the TSH interposer. It failed at 1764 cycles and the failure criterion is infinitive resistance changed.
IX. CONCLUSION
A SiP that consists of a TSH interposer with chips on its top and bottom side has been developed. Drop and thermal cycling tests have been performed to demonstrate the integrity of the SiP structure. Some important results and recommendations are summarized as follows.
1) The electrical performance of the TSH interposer is better than that of the TSV interposer. 2) The RDL (daisy-chain) top chip with 256 100-μm Cu pillar + 2-μm ENIG at its central portion and 176 9-μm UBM/pad+2−μm ENIG around the peripherals has been properly fabricated.
3) The RDL (daisy-chain) bottom chip with 432 4-μm UBM/pad + 5-μm Sn solder has been properly fabricated. 4) The RDL (daisy-chain) TSH interposer with 256 central holes (drilled by laser), 176 4-μm UBM/pad + 5-μm Sn solder around the peripherals on its topside, and 176 9-μm UBM/pad + 2-μm ENIG around the peripherals on its bottom side has been properly fabricated. 5) The final assembly of the top chip, bottom chip, TSH interposer, package substrate, and PCB has also been properly fabricated. These are evidenced by the SEM and X-ray images. 6) The structural integrity of the SiP has been demonstrated by drop test. Based on the JEDEC specification, after 10 drops, there is not any obvious failure. 7) The thermal cycling test conditions are −55°C ↔ 125°C, and 1-h cycle (15-min ramp-up and rampdown and 15 min at dwells). Since the characteristic life (1175) is larger than 1000 cycles, the solder-joint thermal fatigue is considered acceptable.
8) The chips (especially the bottom chip) should be thinned down to less than 200 μm. In that case, the cavity in the package substrate is not needed. 
